WHAT IS CLAIMED IS:

- A method for fabricating a tri-gate semiconductor device,
- 2 comprising:
- 3 forming a high voltage gate dielectric layer over a
- 4 semiconductor substrate;
- 5 implanting a low dose of nitrogen into said semiconductor
- 6 substrate in a low voltage core region; and
- 7 forming a low voltage core gate dielectric layer over said low
- 8 voltage core region, including forming an intermediate core gate
- 9 dielectric layer over an intermediate core region.
 - 2. The method as recited in Claim 1 wherein said low dose
- 2 ranges from about 1E13 ions/cm² to about 1E14 ions/cm².
 - 3. The method as recited in Claim 2 wherein said low dose
- 2 ranges from about 5E13 ions/cm² to about 5E14 ions/cm².
- 4. The method as recited in Claim 1 wherein a thickness of
- 2 said intermediate core dielectric layer is within about 0.1 nm to
- 3 about 0.2 nm of a thickness of said low voltage core gate
- 4 dielectric layer.
 - 5. The method as recited in Claim 4 wherein a thickness of

- 2 said low voltage core gate dielectric layer ranges from about 0.7
- 3 nm to about 2 nm and said high voltage gate dielectric layer ranges
- 4 from about 2.5 nm to about 8 nm.
- 6. The method as recited in Claim 1 wherein forming said low voltage core gate dielectric layer and said intermediate core
- 3 dielectric layer is conducted in the presence of an environment
- 4 containing nitrogen.
- 7. The method as recited in Claim 1 wherein said implanting
- 2 includes implanting said nitrogen at an implant energy ranging from
- 3 about 1 keV to about 100 keV.
 - 8. The method as recited in Claim 1 further including
 - 2 forming a first gate over said high voltage gate dielectric layer,
 - 3 forming a second gate over said low voltage core gate dielectric
 - 4 layer and forming a third gate over said intermediate core
 - 5 dielectric layer.
 - 9. The method as recited in Claim 8 wherein forming said
 - 2 second gate includes forming said second gate such that a
 - 3 concentration of nitrogen within said second gate is substantially
 - 4 uniform throughout said second gate.

- 10. A method for manufacturing a tri-gate integrated circuit,
- 2 comprising:
- 3 forming high voltage gate dielectric layers over a
- 4 semiconductor substrate;
- 5 implanting a low dose of nitrogen into said semiconductor
- 6 substrate in low voltage core regions; and
- 7 forming core gate dielectric layers over said low voltage core
- 8 regions, including forming intermediate core gate dielectric layers
- 9 over intermediate core regions;
- 10 forming first transistor gates over said high voltage gate
- 11 dielectric layers, second transistor gates over said low voltage
- 12 core gate dielectric layers and third transistor gates over said
- intermediate core dielectric layers;
- 14 forming source/drain regions associated with each of said
- first, second and third transistor gates; and
- 16 forming interconnects extending through dielectric layers
- 17 located over first, second and third transistor gates to
- interconnect said first, second and third transistor gates to form
- 19 an operative tri-gate integrated circuit.
 - 11. The method as recited in Claim 1 wherein said low dose
 - 2 ranges from about 5E13 ions/cm² to about 5E14 ions/cm².
 - 12. The method as recited in Claim 10 wherein a thickness of

- 2 said intermediate core dielectric layers are within about 0.1 nm to 3 about 0.2 nm of a thickness of said core gate dielectric layers.
- 13. The method as recited in Claim 12 wherein a thickness of said low voltage core gate dielectric layers range from about 0.7 nm to about 2 nm and said high voltage gate dielectric layer ranges from about 2.5 nm to about 8 nm.
- 14. The method as recited in Claim 10 wherein forming said
 2 low voltage core gate dielectric layer and said intermediate core
 3 dielectric layers is conducted in the presence of a plasma
 4 environment containing nitrogen.
 - 15. The method as recited in Claim 10 wherein said implanting includes implanting said nitrogen at an implant energy ranging from about 1 keV to about 100 keV.

2

3

2

3

4

2

- 16. The method as recited in Claim 10 wherein forming said second gates includes forming said second gates such that a concentration of nitrogen within each of said second gates is substantially uniform throughout said second gates.
 - 17. The method as recited in Claim 16 wherein an atomic percentage of said nitrogen varies by about 1 percent throughout

each of said second gates.

- 18. An tri-gate semiconductor device, comprising:
- 2 a semiconductor substrate;
- a first gate located over said semiconductor substrate and
- 4 over a high voltage gate dielectric within a high voltage region;
- 5 a second gate located over said semiconductor substrate and
- 6 over a low voltage gate dielectric within a low voltage core
- 7 region;
- 8 a third gate located over said semiconductor substrate and
- 9 over an intermediate core oxide within an intermediate core region;
- source/drains formed within said semiconductor substrate and
- associated with each of said first, second and third gates; and
- interconnects formed within dielectric layers located over
- 13 said first, second and third gates that interconnect said first,
- 14 second and third gates and said source/drains to form an operative
- 15 tri-gate integrated circuit.
 - 19. The tri-gate semiconductor device as recited in Claim 18
- 2 wherein said semiconductor substrate further includes a
- 3 concentration of nitrogen near a surface thereof within said low
- 4 voltage core region.
 - 20. The tri-gate semiconductor device as recited in Claim 19
- wherein said low concentration of nitrogen ranges from about 1E18
- 3 ions/cm² to about 1E21 ions/cm².

- 21. The tri-gate semiconductor device as recited in Claim 19
 wherein an atomic percentage of nitrogen within said second gate
 varies by about less than 1 percent throughout said second gate.
- 22. The tri-gate semiconductor device as recited in Claim 18
 wherein a thickness of said intermediate core gate dielectric is
 within about 0.1 nm to about 0.2 nm of a thickness of said low
 voltage gate dielectric.
- 23. The tri-gate semiconductor device as recited in Claim 18

 2 wherein an operating voltage of said second gate is substantially

 3 the same as an operating voltage of said third gate.
 - 24. The tri-gate semiconductor device as recited in Claim 23 wherein said second gate is configured to operate at a voltage ranging from about 0.7 volts to about 1.5 volts and said third gate is configured to operate at a voltage ranging from about 0.8 volts to about 1.5 volts.

2

3

4

5

25. The tri-gate semiconductor device as recited in Claim 24
wherein said first gate is configured to operate at a voltage
ranging from about 1 volt to about 5 volts.